



Fig. 1



100
Fetch
Stage

110
Decode
Stage

120
Execute
Stage

130
Writeback
Stage

140
Trap
Stage

100

110

112

Instruction
Cache
Data

Instruction
Cache
Tag

PC
Inc.

116

118

118

118

122

Decode and Scoreboard Logic

Register File Read
Ports

124

Instruction
MMU and
Tag Check

Fast
Address
Mux

S2
Mx

S1
Mx

S0
Mx

S0
Mx

S1
Mx

S2
Mx

Fast
Address
Mux

Data
Cache
Port 1
Tag

136-1

Data
Cache
Port 1

132-1

Execute Unit
Issue

134-1

Extract +
Sign
Extension

136-2

Data
Cache
Port 2

132-2

Execute Unit
Issue

134-2

Extract +
Sign
Extension

Update PC
Mux

Tag,
Data-MMU,
&
Write Buffer
Check

142-1

Register File
Write Ports

Long Latency
Writeback Paths

Tag,
Data-MMU,
&
Write Buffer
Check

142-2

144

Fig. 3

80 81 82 83 84 85

363

R0

R1

R2

R3

R4

R62

R63

60

Fig. 4